Abstract: Asymmetric monotonic switching scheme is proposed for a low power successive approximation register (SAR) analogue-to-digital converter (ADC). The proposed switching procedure consumes no energy from reference voltage for the first 3 MSB (most significant bit) conversion using unequal initial DAC setting and asymmetric binary search algorithm. After 3 MSB conversions, DAC switching utilizes a conventional monotonic DAC switching for further energy saving. As a result, average energy saving during conversion cycles has been improved up to 98.5% as compared with conventional architectures.
Introduction
A fully differential SAR ADC architecture has the dominant power dissipation from capacitor DAC switching. In a conventional SAR ADC [1] , capacitor arrays for both positive and negative inputs switch throughout conversion cycles, which result in inefficient energy consumption. Better energy efficiency can be achieved by allowing only one side of differential capacitor DAC to switch [2] . Also, using Vcm in DAC driving such as tri-level [3] , Vcmmonotonic [4] and energy-back [5] switching schemes, can significantly reduce switching energy loss. All these procedures, however, still have significant energy consumption from MSBs conversion. In this letter, we proposed a new switching procedure that completely removes 3 MSB conversion energy losses using asymmetric search algorithm and saves energy further by monotonic switching for the rest of conversion cycles. Furthermore the proposed scheme retains input common-mode voltage to the comparator below half of full range, which improves DAC settling speed.
2 Proposed asymmetric monotonic switching procedure Existing solutions for low power DAC switching procedures in SAR ADCs [2, 3, 4, 5, 6] are based on the binary search algorithm as shown Fig. 1a . Asymmetric binary search algorithm in [7] has an advantage of energy saving over the conventional binary search scheme. However, since the asymmetric binary search algorithm exploits the trade-off between conversion latency and energy efficiency by jumping back and forth the comparison level as demonstrated in Fig. 1b , an extra comparison cycle is required and digital control for this scheme is complex to implement. So our proposed switching scheme only adopts asymmetric binary search for the first 3 MSB conversions, yet the switching loss from MSB conversion is dominant.
In order to completely remove energy loss during MSB conversions, we adopt unequal initial DAC driving. In general, conventional DAC switching procedures [2, 3, 4, 6, 7] share a common requirement that every DAC capacitor starts from the same initial state, where one side of all capacitors are connected to either positive or negative reference voltage. This equal initial DAC setting causes considerable energy loss from MSBs conversion. Unlike these, the proposed switching scheme uses zero energy switching [5] . To utilize this principle, the proposed switching scheme requires an initial condition that only MSB capacitor is connected to positive reference voltage Fig. 2b , which exemplifies a 3-bit fully differential SAR ADC. At the first conversion step, one of MSB capacitors is driven down to Vcm, which is shared by LSB capacitors in the same capacitor array. This DAC switching does not require any switching energy as shown Fig. 2a . In the same manner, the second and third conversion steps also eliminate energy dissipation from reference by maintaining the same voltage across all capacitors and eliminating any charge reallocation as shown in Fig. 2c . During the rest of conversion cycles, it follows the monotonic switching procedure, where the lower voltage between differential comparator inputs switches upward by the DAC rearrangement like Fig. 3 .
In the Vcm-monotonic SAR ADC [4] , common-mode voltage of the reference DAC gradually converges to the half of the full range, which is not favorable in terms of DAC settling speed due to larger turn-on resistance in DAC switch. Unlike the Vcm-monotonic switching, the proposed scheme drives the input common mode level of the comparator to below Vcm, which helps the settling speed of the DAC capacitor network. 
Switching energy analysis
Average switching energy for the proposed switching scheme is similar to the monotonic scheme [2] , but the difference is no energy loss from 3 MSB capacitor switching like the following (N ! 4)
For a 10-bit differential SAR ADC, average switching energy is compared with other schemes [3, 4, 6, 7] and the proposed one. Fig. 4 plots switching energy required to produce each output code for four different schemes during conversion cycle. The energy loss of the proposed scheme always stays below that of other conventional schemes. Fig. 3 . Waveform of the proposed switching scheme
Conclusion
This letter has proposed a Vcm-based asymmetric switching procedure that has better energy efficiency than conventional SAR ADCs by eliminating 3 MSB DAC switching energy loss completely. The switching scheme not only improves the switching energy but also retains common-mode convergence to below half of Vref for faster DAC settling. 
